I. INTRODUCTION
The impact of consumer electronics such as mobile phones, digital cameras, digital television, and DVD/MP3 players is profound on our society. The central module of these products is a miniature size integrated circuit (IC) which finds wide spectrum applicability from kitchen appliances, to automobiles, to aircrafts or to any embedded systems. The system in these aforesaid modern consumer electronics products is built as an Analog/Mixed-Signal System-on-chip (AMS-SoC) [45] where the digital circuits are the main computational modules while the analog or mixed-signal components are interfacing circuits, in a typical case.
Therefore, proficient design of digital ICs has become the need of the hour as it serves as one of the significant driving factors of efficient system design in this current mobile electronics era (the various factors such as speed, power, reliability etc involved during design of handheld devices is as shown in Fig. 1 ). The complexity of digital ICs in terms of number/size of transistors is quite large. However, the digital ICs have well-defined designs of abstractions such as system, algorithm, register transfer, and logic which through the application of divide and conquer approach can be exploited to handle the complex digital IC design flow.
Each design abstraction layer has its own corresponding automated design methods or computer-aided design (CAD) methods which enables design of error free ICs within acceptable design time. One such automatic CAD technique is high-level synthesis (also known as behavioral, architectural, or algorithmic synthesis), which comprises of design space exploration process that allows exploration of design alternatives yielding to an optimized design option, prior to layout of the circuit in actual silicon. High-level synthesis (HLS) is defined as the translation of a behavioral description to a structural description, i.e., from behavioral hardware description languages like VHDL, Verilog, SystemVerilog, to register-transfer level VHDL and Verilog [14] . As discussed above, high level synthesis is the transition of an application, represented through a control data flow graph(CDFG),from its system or algorithmic level description to the equivalent register transfer level (RTL) counterpart while
